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Reconfigurable Computing (RC) 
• “Blank Slate” Computing. 
− User can control data path at runtime. 
− Device can be reconfigured “on-the-fly”. 
• But Why? 
− Allows for algorithm-specific processors to be developed. 
− Improved power utilisation possible (FLOPs/Watt).  
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Reconfigurable Computing (cont...) 
• Novo-G (NSF/CHREC): 
− 96  Altera Stratix-IV E530 FPGAs. 
− 192 Altera Stratix-III E260 FPGAs. 
• Maxwell (FHPCA): 
− 32 Xilinx Virtex-4 LX160 FPGAs. 
− 32 Xilinx Virtex-4 FX100 FPGAs. 
• Specialist FPGA co-processor boards. 
− MPRACE,  RAPTOR, Nallatech, RASC 
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Field Programmable Gate Arrays (FPGA) 
• Common device used for RC. 
− Array of configurable logic 
blocks. 
• Look-up tables. 
• multiplexers . 
− Distributed Block RAM. 
− Programmable interconnects. 
• Potential for massive scale 
parallelism. 
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Using FPGAs as Co-processors 
• From software to hardware. 
− Take compute intensive operation. 
− Design circuit which partially or completely implements the 
operation. 
− Define data transfer model between CPU/FPGA. 
− Configure at runtime to obtain a special purpose accelerator 
card. 
• Nice in theory, but a change in paradigm for the software 
engineer. 
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A Tri-diagonal Linear System Solver for 
FPGAs 
• Tri-diagonal systems are ubiquitous in scientific 
applications. 
• The tri-diagonal systems are simple to solve. 
− Good for a first attempt at co-processing with FPGAs 
− No general purpose FPGA tri-diagonal solver designs available 
in the literature. 
• Data transfer overhead is smaller for large matrices.  
− Only three diagonals + the RHS vector. 
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Tri-diagonal Linear Systems 
• A tri-diagonal linear system has the form, 
 
 
 
• In the equivalent matrix equation,  
 
• A is banded with a bandwidth of 1. 
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Tri-diagonal Linear Systems(cont...) 
• Only need to store the main diagonal, principle sub-
diagonal, and principle super-diagonal. 
 
 
 
 
• This structure simplifies the LU-decomposition and 
forward/backward substitution. 
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Tri-diagonal Matrix Algorithm (TDMA) 
LU-decomposition 
 
Forward/Backward 
Substitution 
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Parallel Methods For Solving Tri-diagonal 
systems  
• The TDMA is the best performing sequentially. 
• Other methods can improve performance in 
parallel architectures. 
− Two-way Elimination. 
− Cyclic Reduction. 
• This is beyond the scope of this project. 
− Simple first attempt. 
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Hardware Design 
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TDMA Hardware Modules 
LU-decomposition + 
Forward Substitution Backward Substitution 
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Solver Pipeline 
• Backward substitution depends on forward loop 
completing. 
• Number of cycles required to process a single 
system of N equations is: 
 
• Naively, if we want to solve M systems of N 
equations then the total number of cycles is: 
 
• But here one loop is always idle.  
2c N
2totalc M N
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Solver Pipeline (cont...) 
• We can exploit parallelism available on FPGAs. 
 
 
 
• We can begin factorising the next matrix while 
backward substituting the current matrix. 
• Nearly halves number of cycles 
  
totalc N N M
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Solver Pipeline (cont...) 
• Two register banks 
− If Factorise/FSub is 
routed to Bank 0 then 
Bank 1 is routed to 
BSub.  
− Switch trigger on “end-
of-system” symbol. 
• One row is input per 
cycle. 
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Results 
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Simulation Results 
Performance  
(CPU = Intel X5650) 
Compiler 
and flags 
Runtime Speedup 
gcc –O0 142 ms 212x 
gcc –O2 48 ms 72x 
gcc –O3 50 ms 75 
icc –O0 375 ms 560x 
icc –O2 7 ms 10x 
icc –O3 3 ms 4.5x 
FPGA 
simulation 
0.671 ms 1x 
Accuracy Vs IEEE-754 32-bit 
Floating 
Point 
Operation 
Relative Error 
 
Mean Maximum 
+ 3.01e-08 2.91e-07 
- 2.40e-08 4.36e-07 
X 4.44e-08 1.12e-07 
/ 3.33e-08 6.21e-07 
TDMA 1.79e-05 1.79-e04 
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Implementation in Hardware 
• Target system was the 
SGI RC100 blade 
− Operating within an Altix 
4700 server. 
− Two Xilinx Virtex-4 LX200 
FPGAs. 
− Five 8MB QDR SRAM 
DIMMs per FPGA. 
− Each cycle each FPGA 
may read and write 128 
bits from SRAM. 
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Implementation Vs Simulation 
• Real runtime 590ms! 
− This is surely is not just data transfer. 
− Slower than all CPU runs. 
• Data transfer on RC100 
− Configuration can significantly affect performance 
• Direct I/O.  
• Buffered I/O.  
• Streaming DMA. 
− Can’t diagnose as our Altix 4700 is decommissioned. 
• Certain that times closer to simulation are achievable.  
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Conclusion 
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Future Work 
• Re-implement memory interface to be compatible with 
an alternate system. 
− Nallatech PCIe-280 Virtex-5 board. 
• Better exploit fine grain parallelism. 
− Two-Way Elimination? 
− Cyclic reduction? 
− Block TDMA? 
• Compare with other accelerator technology. 
−  GPUs  
− Intel Phi (Many-Integrated Cores). 
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Summary 
• RC with FPGAs is a promising method for low power 
HPC. 
• Initial experimentation has been performed with a TDMA 
design for FPGAs. 
• Many improvements to be made, but was a useful 
exercise to boot-strap the discovery process. 
• Future work will extend the design to other platforms and 
improve performance. 
Queensland University of Technology 
CRICOS No. 00213J 
Thank-you! 
